[Timing diagram] Clock start

Question

I'm looking for a way to create a clock signal with an initial off state.  For example, a signal which is low for say 100us until a CLK_ENABLE signal is asserted high, after which the signal behaves like a clock signal with a 10us period.