[Timing diagram] Clock start

0 votes
asked Jan 19 in Question / help by anonymous
I'm looking for a way to create a clock signal with an initial off state.  For example, a signal which is low for say 100us until a CLK_ENABLE signal is asserted high, after which the signal behaves like a clock signal with a 10us period.

Your answer

Your name to display (optional):
Privacy: Your email address will only be used for sending these notifications.
Anti-spam verification:

[Antispam2 Feature: please please wait 1 or 2 minutes (this message will disappear) before pressing the button otherwise it will fail](--------)
To avoid this verification in future, please log in or register.